Tektronix BERTScope® Clock Recovery (CR) Series

Max Data Rate: 12.5, 17.5 or 28.6 Gb/s

The BERTScope Clock Recovery CR Series advanced architecture measures and displays the PLL frequency response from 100 kHz to 12 MHz; the highest loop bandwidth available for jitter testing on the market today. The first clock recovery instruments to allow full control of parameters including loop bandwidth, peaking/damping, and roll off.

Model
Description
Max Data Rate
 
CR286A

Clock Recovery Instrument

28.6 Gb/s

CR125A

Clock Recovery Instrument

12.5 Gb/s

CR175A

Clock Recovery Instrument

17.5 Gb/s

Tektronix BERTScope® Clock Recovery (CR) Series Product Description

The BERTScope Clock Recovery CR Series advanced architecture measures and displays the PLL frequency response from 100 kHz to 12 MHz; the highest loop bandwidth available for jitter testing on the market today. The first clock recovery instruments to allow full control of parameters including loop bandwidth, peaking/damping, and roll off.

Features

Benefits

Data Rate Range up to 28.6 Gb/sContinuous data rate coverage for next generation I/Os including PCIe 3.0, 10GBASE-KR, 16xFC, 25 & 28G CEI and 100GBASE-LR-4 & ER-4.
Independent control, measurement, and display of phase lock loop (PLL) BW, JTF (jitter transfer function) and peaking.Provides accurate "Golden PLL" response for transmitter jitter compliance testing and stressed receiver sensitivity test calibration. Provides full flexibility for device characterization.
Clock Recovery Input EqualizationEnables clock recovery on high ISI signals without impacting the data stream under test. Recovered clock enables other analysis including "clean eye", application of FIR filtering to signal, and BER testing.
Edge Density MeasurementAllows instant determination of the mark density of the signal under test.
Jitter Spectral Analysis and Frequency Gated Integrated Jitter MeasurementsProvides 200 Hz to 90 MHz display of jitter vs frequency with cursor based measurements of jitter peaks' amplitude and frequency. Frequency gated integrated jitter measurements PCIe 2.0 compliance testing.
Optional 24 MHz PLL BWMeets the JTF bandwidth requirements of USB 3.0, 6 G SATA, and PCIe-Gen 3.
Extensive set of subrate (recovered) clock outputs.Frequently needed for device reference clocks.

Tektronix BERTScope® Clock Recovery (CR) Series Resources

Related products

Sign up for the MCS Newsletter

You will receive all the latest test & measurement news and rental offers.